### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

# (19) World Intellectual Property Organization International Bureau





(43) International Publication Date 8 January 2004 (08.01.2004)

**PCT** 

## (10) International Publication Number WO 2004/003574 A1

(51) International Patent Classification<sup>7</sup>: 31/40, 31/36, G06F 1/24, 1/28

G01R 19/165,

(21) International Application Number:

PCT/SG2002/000148

(22) International Filing Date:

1 July 2002 (01.07.2002)

(25) Filing Language:

**English** 

(26) Publication Language:

English

- (71) Applicant (for all designated States except US): IN-FINEON TECHNOLOGIES AG [DE/DE]; St.-Martin-strasee 53, 81669 Munich (DE).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): MA, Fan, Yung [SG/SG]; 66 Jalan Girang, Singapore 359235 (SG).
- (74) Agent: WATKIN, Timothy, Lawrence, Harvey; Lloyd Wise, Tanjong Pagar P.O. Box 636, Singapore 910816 (SG).

- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Declaration under Rule 4.17:**


- of inventorship (Rule 4.17(iv)) for US only

### Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: UNDER-VOLTAGE DETECTION CIRCUIT



(IVD) circuit includes a comparator 1 for determining the amount by which a voltage supply  $V_{supply}$  falls short of a reference voltage  $V_{ref}$ , and an integrator 3 for time-integrating this shortfall. In a glitch immunce operating mode of the UVD circuit, a reset is generated using this integrated value. A reset is only generated in the case that a glitch in the supply voltage  $V_{supply}$  has a duration longer than a critical duration. The critical duration depends upon the magnitude of the glitch and the component values of the integrator 3.